Use este identificador para citar ou linkar para este item:
http://repositorio.ufla.br/jspui/handle/1/49803
Título: | An FPGA-Based Performance Evaluation of Artificial Neural Network Architecture Algorithm for IoT |
Palavras-chave: | Security Cryptography Field programmable gate array Key exchange Neural cryptography Tree parity machine Criptografia Arranjo de portas programáveis em campo Troca de chaves criptográficas Criptografia neural Redes neurais artificiais |
Data do documento: | Mai-2021 |
Editor: | Springer Nature |
Citação: | TEODORO, A. A. M. et al. An FPGA-Based Performance Evaluation of Artificial Neural Network Architecture Algorithm for IoT. Wireless Personal Communications, [S. I.], 2021. DOI: https://doi.org/10.1007/s11277-021-08566-1. |
Resumo: | Nowadays, the high number of devices and applications connected to the Internet has generated a great amount of data being which makes privacy and protection a more challenging task. In addition, new technologies, such as the Internet of Things, incorporate many resource-constrained devices in the network. Reliable cryptography algorithms have to be employed to deal with this problem, which also needs to be efficiently implemented in small devices. There are several algorithms for this purpose, among them, neural cryptography. In this context, this work proposes the implementation of an artificial neural network architecture called tree parity machine (TPM) to perform the exchange of keys through the mutual learning of these networks. This method is not based on number theory, which makes it less computationally costly, and can be an alternative for embedded systems, which generally have several limitations in the processing capacity and resources used. In the area of embedded systems, FPGAs have gained more space, thanks to their reconfiguration capacity. Thus, different methods for implementing a TPM in FPGA were tested and analyzed, in order to optimize the following performance parameters, the response time, the maximum frequency of operation, and the consumed area of the FPGA considering logical elements, embedded multipliers, and registers. In addition, software implementation based on a multi-core CPU was used for comparison purposes. Experimental results demonstrated that the implementation of parallelism in FPGA for different blocks of the TPM weight matrix reached the best performance results. Thus, our proposal intends to develop an economic component in terms of resource consumption, however, maintaining the characteristic of high processing capacity. Therefore, the methodologies presented in this paper intends to be a useful reference to optimize future implementations in FPGA for cryptography applications. |
URI: | https://doi.org/10.1007/s11277-021-08566-1 http://repositorio.ufla.br/jspui/handle/1/49803 |
Aparece nas coleções: | DCC - Artigos publicados em periódicos |
Arquivos associados a este item:
Não existem arquivos associados a este item.
Os itens no repositório estão protegidos por copyright, com todos os direitos reservados, salvo quando é indicado o contrário.
Ferramentas do administrador